Abstract-This paper presents a detailed investigation of the degradation of electrostatic discharge (ESD) strength with high gate bias for deep-submicron salicided ESD protection nMOS transistors, which has significant implications for protection designs where high gate coupling occurs under ESD stress. It has been shown that gate-bias-induced heating is the primary cause of early ESD failure and that this impact of gate bias depends on the finger width of the protection devices. In addition, it has been established that substrate biasing can effectively alleviate the adverse impact of the gate bias and can improve ESD strength despite the gate-coupling level. Improved understanding of ESD behavior for advanced devices under high gate-coupling conditions can extend design capabilities of protection structures.
I. INTRODUCTION

F
OR multifinger nMOS protection, it has been recognized that the gate coupling technique is efficient since it ensures uniform triggering of the lateral n-p-n bipolar transistors [1] , [2] . However, its effectiveness is dubious in silicided processes [3] . Additionally, it is also well known that excess gate coupling degrades the second breakdown triggering current of nMOS devices [4] , [5] and, thus, design techniques have been used to limit the gate coupling. Even with controlled gate coupling on the protection device, under electrostatic discharge (ESD) stress, high gate coupling on the output nMOS transistor causes human-body model (HBM) or charged-device model (CDM) failures in output buffer protections, thereby placing some restrictions on the design of ESD protection. This phenomenon of degradation of is technology dependent and its impact on the advanced protection design has not been fully explored. Moreover, for advanced salicided technologies, the severity of this effect has been shown to be dependent on the finger width and the extent of lateral uniformity of ESD current conduction investigate the impact of substrate bias on the gate-coupling effect. Accounting for this ESD behavior involved in advanced salicided devices, design guidelines useful for designing protection structures are also presented.
II. OUTPUT NMOS FAILURE
A typical output buffer protection scheme with different protection device options is shown in Fig. 1 . In ESD protection circuits, there are several nMOS protection structures available, such as the gate-grounded nMOS (GGNMOS), the gate-coupled nMOS (GCNMOS), and the substrate-pump nMOS structures. Especially, both the GCNMOS and substrate-pump nMOS have been proposed to ensure uniform lateral bipolar current conduction [5] , [7] . Under ESD stress from the I/O pad to the ground, the ESD current is shared by the several different competing current paths, mostly through the nMOS protection structures and partially through the lateral diode and the output nMOS transistor itself. During such conditions, the potential of the I/O pad reaches the voltage level enough to trigger the nMOS protection structure and, finally, the voltage of the I/O pad remains near the holding voltage depending on the nMOS protection options. The ESD current through the lateral diode to the node charges the capacitance up to about V. It should be noted that the maximum voltage of the node is also limited by the presence of the clamp. As a result, depending on the predrive circuit conditions, this voltage (at the node) can be fed into the gate of the output nMOS transistor through internal circuit blocks, which can influence the effectiveness of the ESD protection design. By using HSPICE, a 2-kV HBM test mode was reproduced for a simplified output buffer protection scheme shown in Fig. 2 [8] . A 3.3-V nMOS transistor model was used, which has a holding voltage of 5.3 V. Initially, all the nodes are floating and then voltages at the I/O pad and line start to increase with the injection of the standard 2-kV HBM current. The gate voltage of the output nMOS transistor is determined depending on the condition of the predrive circuits of the output devices. Typically, the predrive circuits can have the logic value of either high (1) or low (0). Since the predrive circuit condition is unpredictable at the ESD event, by assuming different conditions of the predrive circuits, the gate potential of the output nMOS and protection nMOS transistors was investigated. As shown in Fig. 3 , with conditions (a) and (b), the gate voltage of the output nMOS transistor increases with a slight delay and finally goes higher than that of the protection nMOS device , which can lead to a reduction in the ESD strength relative to the protection device. On the other hand, for conditions (c) and (d), the gate potential of the output nMOS stays below 0.5 V and, thus, no severe degradation is expected. For the simulation, the gate voltage of the output nMOS transistor ranges from ground to the voltage at ( 4.8 V) depending on the conditions of the predrive circuits and similar effects can take place for any other potential values induced at the node. Therefore, the gate-bias effect for the output nMOS transistor has significant implications for the overall design of ESD protection. In Fig. 4 , the early ESD failure of the output nMOS transistor has been shown for HBM test due to the high gate-coupling-induced degradation, regardless of the ESD strength of the protection device itself. The same failure mode has also been observed for the CDM tests.
III. EXPERIMENTS AND ANALYSIS
In this study, 1.5-V ( m and ) and 3.3-V ( m and ) single-finger ESD nMOS transistors, manufactured using a salicided 0.13-m technology, have been investigated. In order to observe early ESD failure with excess gate coupling, involving various gate-bias conditions,
was measured with the transmission line pulsing shows that the degradation of I is not due to the substrate current behavior as a function of gate bias and further suggests that the turn-on efficiency of the parasitic n-p-n transistor is not the primary cause of this phenomenon. (TLP) method with a 200-ns voltage pulse. In Fig. 5 , the values with gate bias are shown for a 0.35-m technology. As can be seen, contrary to the conventional belief, the phenomenon of degradation of does not follow the substrate current behavior with gate bias. This implies that the parasitic bipolar turn-on efficiency cannot be the primary cause of the degradation and, furthermore, that there is a new physical mechanism governing this phenomenon. In addition, it has been recently reported that ESD current distributes nonuniformly depending on the finger width and under ESD conditions the effective width of devices is limited by the extent of the nonuniformity of the bipolar current distribution [9] , which throws new light on the gate-bias-induced phenomenon.
For advanced salicided devices in a 0.13-m technology, the impact of gate bias on , which can be clearly observed in that the channel and drain extension area undergo more heating and that the temperature distribution is more localized with gate bias. Fig. 6 , is also finger-width dependent for both low-voltage and high-voltage nMOS transistors. The dependence on the gate bias is no longer consistent with Fig. 5 for the m and m devices of the 0.13-m technology node. Contrary to the dependence observed in the 0.35-m technology node, opposite trends appear depending on the gate finger width of the nMOS transistor. This implies that the gate bias can result in two different competing physical mechanisms depending on the finger width for a given structure. As shown in Fig. 7(a) , the values of the advanced salicided transistors are severely degraded with increasing finger widths. The ESD current distribution is uniform within a very narrow finger width such as m for the low-voltage (1.5-V) transistors and m for the high-voltage (3.3-V) transistors. In addition, the emission microscopy (EMMI) images with a pulsed bias condition shows that only a small part of the finger width is effective for the ESD current conduction in the 80-m-wide salicided nMOS devices [ Fig. 7(b) ]. Further increase in the drain-current level caused thermal damage without full triggering of the nMOS transistor. This strong width dependence of for advanced technologies is attributed to the localized (nonuniform) bipolar conduction. As discussed in [9] , this nonuniform bipolar conduction becomes more serious for devices with low resistance substrates and silicided diffusions. Considering the results in Figs. 6 and 7, it can be inferred that gate bias can improve of the wide finger devices ( m and m) where the ESD currents are nonuniform. On the other hand, the of the narrow finger device ( m for 1.5-V nMOS and m for 3.3-V nMOS), where ESD current is known to conduct almost uniformly, is degraded with gate bias.
IV. SIMULATIONS AND DISCUSSION
As is well known, boosting of the substrate current with gate bias can minimize the current localization under ESD conditions. This mechanism seems to work for the wide-finger 1.5-V nMOS devices [see Fig. 6(a) ] with considerable improvement of , while the improvement of for the 3.3-V devices is less apparent [ Fig. 6(b) ]. However, the severe reduction in with gate bias for the narrow transistors cannot be described by this mechanism involved in the efficiency of the lateral n-p-n structure. Hence, to comprehend the underlying physical mechanism that leads to early ESD failure, electrothermal transient simulations have been performed for a structure that was devised using TSUPREM-4 [10] . Due to the relatively lower thermal conductivity of the passivation layers and shallow trench isolation (STI) structures, all the generated heat in the device is assumed to flow toward the substrate of nMOS structure, and the temperature of the substrate is set to the ambient temperature. This thermal boundary condition reasonably represents the actual wafer-level test environment and is verified by using the thermal simulator ANSYS [11] . As shown in Fig. 8 , the current density within the source/drain extension junction depth is strongly modulated by gate bias. This implies that the distribution of the local temperature rise in the drain extension and the channel area (indicated by the rectangle in nMOS) can also be influenced by the applied gate bias. At a given drain current of 10 mA/ m (at ns), the local temperature rise in the box, depending on the gate bias, is shown in Fig. 9 . The simulation results show that the distribution of the local temperature near the channel area as well as the peak temperature increases as gate bias increases. Also, the isothermal line of 550 K shows that the temperature distribution becomes more localized with the gate bias. In addition, as shown in Fig. 10 , the location of the maximum temperature has been simulated with gate bias. For the negative gate bias, the location of the peak temperature does not change at all. This simulation result suggests that remains the same with the negative gate bias. This observation agrees well with the measured data in Fig. 6 . However, the surface heating becomes stronger with the gate bias since the location of the peak temperature approaches the Si/SiO interface. The overall simulation results indicate that more heat can be accumulated within a smaller volume near the surface with gate bias and the device tends to be more vulnerable to thermal failures at the surface. Hence, this gate-bias-induced heating effect can lead to degradation in devices where the lateral ESD currents flow uniformly. At this point, it is instructive to note that a recent work [12] has reported that for sub-180-nm devices, the heat-diffusion equation underestimates the maximum device temperature compared to the one based on phonon Boltzmann transport equation. Therefore, the temperature value from the simulation (MEDICI) may not be accurate enough to predict the exact failure threshold of the device, but it provides a relative dependence of thermal effects on the bias conditions for a structure of interest. To verify this heating effect, was also measured with both the gate and the substrate bias. As shown in Fig. 11 , with substrate bias, increases since the maximum turned-on width of the nMOS device is increased. Also, with substrate bias, the ESD currents spread out deeper into the silicon substrate despite the presence of gate bias, as shown in Fig. 12 . As a result, the effective volume for power dissipation can be augmented. This suggests that the reduction in with gate bias could be alleviated by applying appropriate substrate bias, since the lateral ESD currents conduct more deeply into the silicon substrate with reduced current density near the surface and, in turn, the heating is reduced, as shown in Fig. 13 . The experimental values confirm our argument, as shown in Fig. 14 . Despite high gate bias, the degradation of for both low-voltage and high-voltage transistors is mitigated with substrate bias. Hence, using the insightful results from device simulation and experimental data, it can be concluded that gate-bias-induced heating effect primarily accounts for the reduction in for devices with uniform lateral ESD current conduction. Based on these results, useful design considerations can be drawn for advanced salicided ESD protection. Hence, for the substrate trigger protection [7] , [9] , rolloff with gate bias is not important. In fact, protection can be designed with the GGNMOS structures as long as substrate bias is supplied for an efficient multifinger n-p-n. On the other hand, for the design of the gate-coupled ESD protection devices without substrate bias, the gate of the protection device should be designed with appropriate values of and [ Fig. 1(b) ] to maintain the gate bias below the level above which begins to roll off with the gate bias. Finally, for the output transistor, since the substrate bias is not available and the gate coupling is unpredictable, the buffer size should be designed based on the failure current component that it can handle, which depends on its gate-coupling level. For the above-described ESD protection design, the gate-coupling level and the optimum size of devices can be determined with high-current ESD circuit simulations, which show the primary ESD current paths as well as the weak points for ESD [13] .
V. CONCLUSION
An extensive investigation into the degradation of ESD strength with gate bias has been carried out to provide improved understanding of ESD behavior and new insight into the gate-bias effect involved in advanced salicided nMOS devices. It has been shown that gate-bias-induced heating near the drain extension region close to the Si/SiO surface is the primary cause of this degradation. It has also been established that substrate biasing can help eliminate the negative impact of the gate bias effect. Results from this work can be used to generate design guidelines for efficient and robust ESD protection design, including compatible output buffer design, to overcome ESD failures in advanced deep-submicron technologies.
